lp:xserver-xorg-video-intel

Created by James Westby on 2009-12-16 and last modified on 2020-05-15
Get this branch:
bzr branch lp:xserver-xorg-video-intel

Branch merges

Related bugs

Related blueprints

Branch information

Owner:
VCS imports
Project:
xf86-video-intel
Status:
Development

Import details

Import Status: Reviewed

This branch is an import of the HEAD branch of the Git repository at git://anongit.freedesktop.org/xorg/driver/xf86-video-intel.

The next import is scheduled to run in 1 hour.

Last successful import was 4 hours ago.

Import started 4 hours ago on izar and finished 4 hours ago taking 20 seconds — see the log
Import started 10 hours ago on izar and finished 10 hours ago taking 20 seconds — see the log
Import started 16 hours ago on alnitak and finished 16 hours ago taking 20 seconds — see the log
Import started 22 hours ago on izar and finished 22 hours ago taking 20 seconds — see the log
Import started on 2020-08-04 on izar and finished on 2020-08-04 taking 20 seconds — see the log
Import started on 2020-08-03 on alnitak and finished on 2020-08-03 taking 25 seconds — see the log
Import started on 2020-08-03 on alnitak and finished on 2020-08-03 taking 20 seconds — see the log
Import started on 2020-08-03 on izar and finished on 2020-08-03 taking 20 seconds — see the log
Import started on 2020-08-03 on izar and finished on 2020-08-03 taking 20 seconds — see the log
Import started on 2020-08-02 on alnitak and finished on 2020-08-02 taking 20 seconds — see the log

Recent revisions

8597. By Ville Syrjälä <email address hidden> on 2020-05-15

sna/video/overlay: Declare support for depth 8 and 30

Add 8 and 30 to the list of supported screen depths. The colorkey
massaging will be handled by the kernel so we don't have to worry
about it unlike with the sprite colorkey uapi.

Signed-off-by: Ville Syrjälä <email address hidden>
Signed-off-by: Chris Wilson <email address hidden>

8596. By Chris Wilson on 2020-05-11

sna: Avoid selecting gen9 backend for future gen

Cannonlake, then Icelake introduce new instruction formats and state
command, and require a new render backend to be written. Avoid selecting
the gen9 backend as this will hang!

Closes: https://gitlab.freedesktop.org/drm/intel/-/issues/1864
Fixes: 3d5a1238af6a ("sna: Restore blt fallback backend")
Signed-off-by: Chris Wilson <email address hidden>

8595. By Chris Wilson on 2020-05-06

sna/dri2: Prevent copying stale buffers

The back buffer of window/pixmap is invalidated by DRI2ScheduleSwap, and
is not available until the client calls DRI2GetBuffers. If they try to
use their old handles, they will only get stale data. Similarly if they
ask us to DRI2CopyRegion before the GetBuffers has reallocated a new
back buffer, that back buffer is stale. Since the back buffer is
out-of-date [likely containing data from a couple of swaps ago], we
should ignore the copy to avoid glitching [by hopefully having a less
noticeable glitch!] It's not entirely clear what the client intended at
this point...

Closes: https://gitlab.freedesktop.org/xorg/driver/xf86-video-intel/-/issues/195
Signed-off-by: Chris Wilson <email address hidden>

8594. By Chris Wilson on 2020-04-21

Add description for PCI-ID 0x3E98

Closes: https://gitlab.freedesktop.org/xorg/driver/xf86-video-intel/-/issues/162
Signed-off-by: Chris Wilson <email address hidden>

8593. By Liwei Song <email address hidden> on 2020-04-21

Sync i915_pciids upto 8717c6b7414f

Import the kernel's i915_pciids.h, up to:

commit 8717c6b7414ffb890672276dccc284c23078ac0e
Author: Lee Shawn C <email address hidden>
Date: Tue Dec 10 23:04:15 2019 +0800

    drm/i915/cml: Separate U series pci id from origianl list.

Signed-off-by: Liwei Song <email address hidden>
Reviewed-by: Chris Wilson <email address hidden>
Signed-off-by: Chris Wilson <email address hidden>

8592. By Chris Wilson on 2020-04-17

sna: Forcibly relinquish the GPU bo cache of a SHM pixmap on flushing

Before we indicate return control of the SHM Pixmap to the client (that
is prior to the next XReply), we ensure that the original SHM buffer is
uptodate with any changes made on the GPU. We must flush the GPU writes
back to the CPU and so not allow ourselves to keep the dirty cache of
the GPU bo.

Closes: https://gitlab.freedesktop.org/xorg/driver/xf86-video-intel/-/issues/189
Signed-off-by: Chris Wilson <email address hidden>
Cc: Alexei Podtelezhnikov <email address hidden>
Tested-by: Alexei Podtelezhnikov <email address hidden>

8591. By Alexei Podtelezhnikov <email address hidden> on 2020-04-17

sna: fix typo for --enable-debug=full

A typo in tightly_packed define for builds with optimisation disabled
left us creating many packed objects. When compiled with -fno-common the
compiler rightfully complains about the duplication.

Signed-off-by: Alexei Podtelezhnikov <email address hidden>
Signed-off-by: Chris Wilson <email address hidden>

8590. By Chris Wilson on 2020-04-17

sna: Restore blt fallback backend

Despite suggestions to the contrary, the BLT survived for another year.

Signed-off-by: Chris Wilson <email address hidden>

8589. By Chris Wilson on 2020-04-15

sna/dri2: Interpret DRI2ATTACH_FORMAT as depth not bpp

In mesa i915/i965 pass the bpp to use when creating the surface, but the
gallium state tracker passed the depth. As it happens that
BitsPerPixel(format) will do the right thing for both, use that.

| DRI2ATTACH_FORMAT { attachment: CARD32
| format: CARD32 }
|
| The DRI2ATTACH_FORMAT describes an attachment and the associated
| format. 'attachment' describes the attachment point for the buffer,
| 'format' describes an opaque, device-dependent format for the buffer.

Should we need to use an explicit format (heavens forbid as nobody likes
DRI2) then that will have to start in the range above 256 (or higher).

For now the convention is defined by the mixture of i965/iris, and that
is to assume it is essentially a depth.

Reported-by: Lionel Landwerlin <email address hidden>
References: https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/4569
Signed-off-by: Chris Wilson <email address hidden>

8588. By Hanno Boeck on 2020-03-10

i810: Avoid duplicate definition of I810PatternROP

Signed-off-by: Chris Wilson <email address hidden>

Branch metadata

Branch format:
Branch format 7
Repository format:
Bazaar repository format 2a (needs bzr 1.16 or later)
This branch contains Public information 
Everyone can see this information.

Subscribers