lp:~linaro-toolchain-dev/gcc-linaro/lp-803232

Created by Michael K. Edwards and last modified
Get this branch:
bzr branch lp:~linaro-toolchain-dev/gcc-linaro/lp-803232
Members of Linaro Toolchain Developers can upload to this branch. Log in for directions.

Branch merges

Related bugs

Related blueprints

Branch information

Owner:
Linaro Toolchain Developers
Project:
Linaro GCC
Status:
Abandoned

Recent revisions

106764. By michaedw in build chroot <email address hidden>

Candidate patch for LP 803232

ICE on code that uses vld4q_s16() NEON intrinsic

The register allocator attempts to spill a structure containing a pair of
int16x8_t's (total: 256 bits), for which there is no MODE_VECTOR_INT.
(The ARM/NEON back end registers opaque holders > 128 bits wide as modes
of class MODE_INT.) Work around this in choose_reload_regs() by calling
smallest_mode_for_size() with MODE_INT instead of the real mode class if
no mode in the class is wide enough.

106763. By Ramana Radhakrishnan

Backport fixes for 49335 and 791327. The changelog dates have been updated to
reflect reality.

106762. By Ira Rosen <irar@irar-server>

Backport widen-mult improvements in the vectorizer.

106761. By Michael Hope

Fix LP: #723185 "ICE in reload_cse_simplify_operands when compiling with -marm -mfpu=neon"

2011-06-28 Michael Hope <email address hidden>

 gcc/
 Backport from mainline:

 Chung-Lin Tang <email address hidden>
 Richard Earnshaw <email address hidden>

 PR target/48250
 * config/arm/arm.c (arm_legitimize_reload_address): Update cases
 to use sign-magnitude offsets. Reject unsupported unaligned
 cases. Add detailed description in comments.
 * config/arm/arm.md (reload_outdf): Disable for ARM mode; change
 condition from TARGET_32BIT to TARGET_ARM.

 Chung-Lin Tang <email address hidden>

 * config/arm/arm.c (arm_legitimize_reload_address): For NEON
 quad-word modes, reduce to 9-bit index range when above 1016
 limit.

106760. By Ramana Radhakrishnan

Fixup Changelog from last commit

106759. By Ramana Radhakrishnan

Merged A5 tuning branch

106758. By Andrew Stubbs

Bump version number, post release.

106757. By Andrew Stubbs

Make 4.6-2011.06-0 release.

106756. By Ramana Radhakrishnan

Merge fix for PR48454

106755. By Ramana Radhakrishnan

Actually generate vbic and vorn.

2011-06-10 Ramana Radhakrishnan <email address hidden>

 Backport from mainline:
 gcc/
        2011-06-02 Ramana Radhakrishnan <email address hidden>
 * config/arm/neon.md (orndi3_neon): Actually split it.

2011-06-10 Ramana Radhakrishnan <email address hidden>

        Backport from mainline.
 gcc/
        2011-05-26 Ramana Radhakrishnan <email address hidden>

 * config/arm/neon.md ("orn<mode>3_neon"): Canonicalize not.
 ("orndi3_neon"): Likewise.
 ("bic<mode>3_neon"): Likewise.

 gcc/testsuite
 2011-05-26 Ramana Radhakrishnan <email address hidden>

 * gcc.target/arm/neon-vorn-vbic.c: New test.

Branch metadata

Branch format:
Branch format 7
Repository format:
Bazaar repository format 2a (needs bzr 1.16 or later)
Stacked on:
lp:gcc-linaro/4.6
This branch contains Public information 
Everyone can see this information.