lp:~danilovesky/workcraft/trunk-verilog-export-translate

Branch merges

Propose for merging

No branches dependent on this one.

Merged into lp:workcraft at revision 667

Danil Sokolov: Pending requested 2015-11-09

Diff: 3388 lines (+1990/-643)

18 files modified

CircuitPlugin/src/org/workcraft/plugins/circuit/CircuitSettings.java (+23/-0)
CircuitPlugin/src/org/workcraft/plugins/circuit/CircuitUtils.java (+6/-6)
CircuitPlugin/src/org/workcraft/plugins/circuit/interop/GenlibImporter.java (+8/-2)
CircuitPlugin/src/org/workcraft/plugins/circuit/interop/VerilogImporter.java (+24/-6)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/ExpressionParser.java (+191/-121)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/ExpressionParser.jj (+2/-1)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/GenlibParser.java (+266/-171)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/GenlibParser.jj (+3/-1)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/SubstitutionParser.java (+315/-0)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/SubstitutionParser.jj (+100/-0)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/SubstitutionParserConstants.java (+35/-0)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/SubstitutionParserTokenManager.java (+399/-0)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/VerilogParser.java (+482/-327)
CircuitPlugin/src/org/workcraft/plugins/circuit/javacc/VerilogParser.jj (+1/-1)
CircuitPlugin/src/org/workcraft/plugins/circuit/serialisation/VerilogSerialiser.java (+93/-4)
CircuitPlugin/src/org/workcraft/plugins/circuit/stg/CircuitToStgConverter.java (+3/-3)
CircuitPlugin/src/org/workcraft/plugins/circuit/verilog/SubstitutionRule.java (+16/-0)
WorkcraftCore/src/org/workcraft/plugins/shared/CommonDebugSettings.java (+23/-0)

api

Related source package recipes

No recipes using this branch. (?)

Create packaging recipe

Related snap packages

Related bugs

Related blueprints

668. By Danil Sokolov on 2015-11-07

On/off verbose log for tracing parsers.
Export of Verilog with zero-delay pragmas and initial state of signals.
Messages about gate and pin renaming on Verilog export.

667. By Danil Sokolov on 2015-11-06

Substitution of gate and port names in Verilog export.

666. By Danil Sokolov on 2015-11-03

Improvements to the component merging tools.

665. By Danil Sokolov on 2015-11-02

Merge proposal for pgminer-update is approved.

664. By Danil Sokolov on 2015-11-02

Merge proposal for blueprint cpog-encoding approved.

663. By Danil Sokolov on 2015-11-02

Merge proposal for blueprint stg-usability approved.

662. By Danil Sokolov on 2015-10-31

User documentation is updated from the workcraft.org website.

661. By Danil Sokolov on 2015-10-31

Merge proposal for blueprint circuit-zero-delay approved.

660. By Danil Sokolov on 2015-10-26

Merge proposal for blueprint pgminer-update approved.

659. By Danil Sokolov on 2015-10-26

Merge proposal for blueprint mpsat-refactor approved.