lp:workcraft

Branch merges

Propose for merging

No branches dependent on this one.

Related source package recipes

No recipes using this branch. (?)

Create packaging recipe

Related snap packages

Related bugs

Bug #1270801: Text box changes are ignored if Enter is not pressed	Low	Fix Committed
Bug #1281618: Exception on opening a non-existent file	Low	Fix Committed
Bug #1281645: Node coordinates inside a group are inconsistent between the PropertyEditor and the Rulers	Low	Fix Committed
Bug #1287735: Hiding contacts and arrows in Digital Circuit plugin does not look right	Low	Fix Committed
Bug #1312185: Incorrect drawing of arcs in CPOG plugin	Low	Fix Committed
Bug #1317910: Renaming signals in STG is wrong	High	Fix Committed
Bug #1321714: Hanning connection in STG after copy-paste of a page	High	Fix Committed
Bug #1326800: Dot layout tool is broken	High	Fix Committed
Bug #1330404: Renaming a port in circuit does not show changes in the referring formulas	Low	Fix Committed
Bug #1331471: Cycle information is missing in the cycle analysis tool of DFS plugin	Medium	Fix Committed
Bug #1332108: STG specific tools should not be available in Petri net plugin	Low	Fix Committed
Bug #1332112: Check for normalcy tool outputs wrong messsage	Low	Fix Committed
Bug #1332115: Verification and transformation tools are accessible in simulation mode	Low	Fix Committed
Bug #1332527: Checking custom properties with Reachability analysis tool fails	Medium	Fix Committed
Bug #1333721: Preferences for enabled component color should be moved from Visual to Simulation section	Low	Fix Committed
Bug #1333796: Paning the editor panel with Ctrl +arrows does not work when several work tabs are open	High	Fix Committed
Bug #1335055: Incorrect circuit STG generator rules	Low	Fix Committed
Bug #1338529: Add output ports explicitly to the STG generated from circuits	High	Fix Committed
Bug #1339007: Trace reported by MPSat does not play	High	Fix Committed
Bug #1339216: Simulation traces get forgotten	Low	Fix Committed
Bug #1339233: Start script does not work properly on Mac	Medium	Fix Committed
Bug #1342059: Highlight the node under the mouse cursor	Wishlist	Fix Committed
Bug #1343256: Node names do not change until the editor panel is clicked	Low	Fix Committed
Bug #1343266: In Circuit plugin Join component does not have a name property but has name color and position	Low	Fix Committed
Bug #1343295: In circuit plugin position of function contacts is inconsistent for Gate renderer	Medium	Fix Committed
Bug #1346997: expanding groups when simulation has excited nodes inside	High	Fix Committed
Bug #1349754: Incorrect behaviour when leaving a collapsed group with double-click	Low	Fix Committed
Bug #1350399: Policy Net plugin is broken after introducing namespaces	Medium	Fix Committed
Bug #1350528: Export menu is enabled when no work is open	Low	Fix Committed
Bug #1351503: Error opening programmer constraints file for writing	High	Fix Committed
Bug #1351504: HitMan exception after use of SCENCO tool	High	Fix Committed
Bug #1360299: Connection from output to input pin of the same gate of digital circuit is difficult to select	Low	Fix Committed
Bug #1360339: Exception on creating a page of a digital circuit gate with self-loop	High	Fix Committed
Bug #1364023: Bounding box of group/page initially has wrong size	Medium	Fix Committed
Bug #1364057: Multiline labels are incompatible with SON Group	Low	Fix Committed
Bug #1365514: Regional settings are ignored in the property editor	Low	Fix Committed
Bug #1365553: Introduce short names for the model types	Wishlist	Fix Committed
Bug #1366068: Use shared STG outputs option of pcomp tool	Low	Fix Committed
Bug #1366078: Enable the use PNML versions of Punf and MPSat tools	Low	Fix Committed
Bug #1367438: Pages are not properly supported in DFS, PolicyNet, CPOG anf xMAS plugins	Medium	Fix Committed
Bug #1392899: Desktop API is not supported exception	Medium	Fix Committed
Bug #1393363: Config files are not user-specific	High	Fix Committed
Bug #1402249: Enabled event color does not update in reverse simulation	Low	Fix Committed
Bug #1413679: Circuit STG has redundant transitions	Medium	Fix Committed
Bug #1426784: Circuit simulation does not respect the environment STG	High	Fix Committed
Bug #1443992: If PNML-based unfolding is enabled, then CSC resolution and technology mapping incorrectly use new MPSat	Low	Fix Committed
Bug #1444513: Checking of STG normalcy has an error	Low	Confirmed
Bug #1447521: Init to one on a primary port does not change the state of a connected pin	Low	Fix Committed
Bug #1449675: Parsing of MPSat output for reachability analysis has an error	Medium	Fix Committed
Bug #1455462: Scenco encoding does not start	Medium	Fix Committed
Bug #1456817: Flip and rotate are break Bezier geometry for circuit connections	Low	Fix Committed
Bug #1480444: Temporary ScEnco files are not always removed	Low	Fix Committed
Bug #1515204: Fit to screen on opening	Wishlist	Fix Committed
Bug #1515221: Implicit place tokens underneath the arcs	Wishlist	Fix Committed
Bug #1516611: Pass a work file as a parameter	Wishlist	Fix Committed
Bug #1516937: Empty verification trace is confusing for an inexperienced user	Wishlist	Fix Committed
Bug #1518631: Incorrect parent of self-loop net in automatically generated circuits	Medium	Fix Committed
Bug #1525159: Bugs in conformation check	High	Fix Committed
Bug #1525232: Space in work name upsets Petrify	Medium	Fix Committed
Bug #1525284: Places of Petri net/STG generated from FSM/FST have wrong position	Low	Fix Committed
Bug #1525316: STG with dummies cannot be converted into FST	Low	Fix Committed
Bug #1527245: Command line too long in Windows	Medium	Fix Committed
Bug #1529290: Convert dual arcs to read arcs on import of .g files	Low	Fix Committed
Bug #1529303: Net synthesis from Petri Net and FSM results in STG	Low	Fix Committed
Bug #1529416: Incorect handling the circuit environment files in Windows	Medium	Fix Committed
Bug #1530480: Circuit conformation does not work for the environment containing internal signals	Medium	Fix Committed
Bug #1530714: Extra arguments before the built-in arguments may cause problems	Medium	Fix Committed
Bug #1530887: Combined verification of several STG properties	Low	Fix Committed
Bug #1531534: Gate libraries should be in a separate directory	Wishlist	Fix Committed
Bug #1534788: Tools for working with place proxies in STG and Petri nets	Low	Fix Committed
Bug #1537776: Bounding box for FSM does not include initial state marker	Low	Fix Committed
Bug #1537847: User-defined hierarchy separator	Wishlist	Fix Committed
Bug #1538092: The event of property change is generated twice on pressing the Enter	Low	Fix Committed

Link a bug report

Related blueprints

732. By Danil Sokolov on 2016-02-06

Merge proposal for entire SON estimation approved.

Merged branch lp:~libowen96/workcraft/trunk-son-entire

731. By Danil Sokolov on 2016-01-29

User documentaiton (help and tutorials) updated.

730. By Danil Sokolov on 2016-01-29

Initialisation order of the framework revised again to enable custom Property Providers.

729. By Danil Sokolov on 2016-01-29

FlexDock is updated to version 1.2.4.

728. By Danil Sokolov on 2016-01-28

Merge proposal for bug #1537854 approved.

Merged branch lp:~jonathan-r-beaumont/workcraft/trunk-bug-1537854

727. By Danil Sokolov on 2016-01-28

Merge proposal for bug#1538674 and blueprint tools-advanced approved.

Merged branch lp:~danilovesky/workcraft/trunk-bug-1538674

726. By Danil Sokolov on 2016-01-26

User-defined hierarchy separator.
Single property change event on pressing Enter in the property editor.

725. By Danil Sokolov on 2016-01-25

Include the marker of FSM initial state into the bounding box

724. By Danil Sokolov on 2016-01-25

User-defined alignment of the text in a comment box

723. By Danil Sokolov on 2016-01-25

Code refactoring for export of graphics.