RISC-V: sifive_l2_cache: Update L2 cache driver to support SiFive FU740
SiFive FU740 has 4 ECC interrupt sources as compared to 3 in FU540.
Update the L2 cache controller driver to support this additional
interrupt in case of FU740-C000 chip.
Signed-off-by: Yash Shah <email address hidden>
Signed-off-by: Palmer Dabbelt <email address hidden>
(cherry picked from commit 507308b8ccc90d37b07bfca8ffe130435d6b354f)
BugLink: https://bugs.launchpad.net/bugs/1920916
Signed-off-by: Dimitri John Ledkov <email address hidden>
dt-bindings: riscv: Update l2 cache DT documentation to add support for SiFive FU740
The L2 cache controller in SiFive FU740 has 4 ECC interrupt sources as
compared to 3 in FU540. Update the DT documentation accordingly with
"compatible" and "interrupt" property changes.
Signed-off-by: Yash Shah <email address hidden>
Signed-off-by: Palmer Dabbelt <email address hidden>
(cherry picked from commit af951c3a113bc2cc0419e39f5752ca77f7ddf228)
Signed-off-by: Dimitri John Ledkov <email address hidden>