drm/i915/bxt: Support BXT in SSEU device status dump
Modify the Gen9 SSEU device status logic to support Broxton.
Broxton reuses the Skylake power gate acknowledgment registers but
has at most 1 slice and 3 subslices. Broxton supports subslice
power gating within its single slice.
Signed-off-by: Jeff McGee <email address hidden>
Reviewed-by: Imre Deak <email address hidden>
Signed-off-by: Daniel Vetter <email address hidden>
drm/i915/bxt: Determine BXT slice/subslice/EU info
Modify the Gen9 SSEU info initialization logic to support
Broxton. Broxton reuses the SKL fuse registers but has at most
1 slice and 6 EU per subslice.
Signed-off-by: Jeff McGee <email address hidden>
Reviewed-by: Imre Deak <email address hidden>
Signed-off-by: Daniel Vetter <email address hidden>
On Broxton per specification the GTT has to be mapped as uncached.
This was caught by the PTE write readback warning, which showed a
corrupted PTE value with using the current write-combine mapping.
v2:
- add comment explaining how the problem with WC mapping manifests
(Daniel)
Signed-off-by: Imre Deak <email address hidden>
Reviewed-by: Antti Koskipää <email address hidden>
Signed-off-by: Daniel Vetter <email address hidden>