lp:simulide

Created by arcachofo and last modified
Get this branch:
bzr branch lp:simulide
Only arcachofo can upload to this branch. If you are arcachofo please log in for upload directions.

Branch merges

Related bugs

Related blueprints

Branch information

Owner:
arcachofo
Project:
SimulIDE
Status:
Development

Recent revisions

315. By arcachofo <email address hidden> 10 hours ago

Several fixes (Rev 311).
7segBCD not working.
Some gates not working.
Clock Pin in values not initialized.

314. By arcachofo <email address hidden> on 2021-05-17

Optimize Logic Components.
Optimize some Pin operations.
Several fixes (Rev 311).

313. By arcachofo <email address hidden> on 2021-05-16

Cleaning and minor fixes (Rev 311).

312. By arcachofo <email address hidden> on 2021-05-16

MCUs not working (Rev 311).

311. By arcachofo <email address hidden> on 2021-05-16

MASSIVE REFACTORING!! Logic Componentes unified (expect broken things).
IoPin gets all pin functionality.

310. By arcachofo <email address hidden> on 2021-05-15

New IoPin class: unifies eSource and Pin.
Implemented in Sources and OpAmp.
Battery and eBattery unified.
OpAmp and eOpAmp unified.

309. By arcachofo <email address hidden> on 2021-05-14

SPI: bare bones for SPI Module, new MCUs and new AVRs.

308. By arcachofo <email address hidden> on 2021-05-14

DataSpace & AvrPin files missing.

307. By arcachofo <email address hidden> on 2021-05-14

New MCUs: several errors inTimers.

306. By arcachofo <email address hidden> on 2021-05-14

Logic Analizer: change Time Pos by mouse click+move.

Branch metadata

Branch format:
Branch format 7
Repository format:
Bazaar repository format 2a (needs bzr 1.16 or later)
This branch contains Public information 
Everyone can see this information.

Subscribers